Job description

L3Harris is dedicated to recruiting and developing high-performing talent who are passionate about what they do. Our employees are unified in a shared dedication to our customers’ mission and quest for professional growth. L3Harris provides an inclusive, engaging environment designed to empower employees and promote work-life success. Fundamental to our culture is an unwavering focus on values, dedication to our communities, and commitment to excellence in everything we do. L3Harris is the Trusted Disruptor in defense tech. With customers’ mission-critical needs always in mind, our employees deliver end-to-end technology solutions connecting the space, air, land, sea and cyber domains in the interest of national security. Job Title: FPGA EW Design Engineer Job Code: 45926 Job Location: Salt lake City, Utah/ Carlsbad, CA Job Schedule: 9/80, employees work 9 out of 14 days- totaling 80 hours worked- and have every other Friday off We are seeking an experienced FPGA Design Engineer to help develop advanced electronic warfare (EW) and wireless digital communications systems. Ideal candidates bring experience in EW, wireless communications, modems, and/or digital signal processing (DSP). You will contribute across the full design lifecycle, including proposals, requirements definition, RTL development, simulation, synthesis, place-and-route, verification and test, system integration, and field support. This role offers challenging technical work within a collaborative team of talented engineers and opportunities to work independently while leading small teams of technical contributors. Located in Salt Lake City, this position also offers access to exceptional year-round outdoor recreation and cultural experiences, supported by L3Harris’s commitment to work-life balance. Candidates with experience or education in one or more of the following areas are encouraged to apply: • Electronic warfare (EW) • Signal detection, classification, and identification • Radar systems and signal processing • Advanced digital signal processing (DSP) techniques • Digital modulation and demodulation • Forward error correction (FEC) • Machine learning • FPGA verification using simulation and unit testing • Experience developing in VHDL (preferred) or Verilog Minimum Qualifications: • Bachelor’s Degree and minimum 9 years of prior relevant experience. Graduate Degree and a minimum of 7 years of prior related experience. In lieu of a degree, minimum of 13 years of prior related experience • Current DOD clearance or the ability to aquire one. Preferred Qualifications: • Master’s degree in computer science, computer engineering, software engineering, or electrical engineering • Experience leading small engineering teams or technical contributors • Experience developing electronic support (ES) and/or electronic attack (EA) signal-processing capabilities • Experience implementing complex modem and/or DSP algorithms in FPGA-based programmable logic; comparable ASIC design experience is also applicable • Experience implementing industry-standard interfaces, such as 10/100/1000 Ethernet, SPI, UART, SDRAM, DDR3, JESD, and PCIe • Experience with FPGA simulation, synthesis, and implementation tools, such as ModelSim, Synplify, AMD Xilinx Vivado/ISE, and/or Intel Quartus • Experience with high-speed serial FPGA interfaces operating at 3 Gbps or greater • Experience achieving timing closure in large FPGA designs • Experience with high-level synthesis (HLS) • Hands-on laboratory debug experience using signal generators, digital oscilloscopes, logic analyzers, bit-error-rate testers (BERTs), and other advanced measurement equipment • Familiarity with Git source control • Familiarity with C, C++, C#, MATLAB, and/or Simulink In compliance with pay transparency requirements, the salary range for this role in California is $135k -$250,500. The salary range for this role in Utah State is $117k - $218k. This is not a guarantee of compensation or salary, as final offer amount may vary based on factors including but not limited to experience and geographic location. L3Harris also offers a variety of benefits, including health and disability insurance, 401(k) match, flexible spending accounts, EAP, education assistance, parental leave, paid time off, and company-paid holidays. The specific programs and options available to an employee may vary depending on date of hire, schedule type, and the applicability of collective bargaining agreements. # LI-LT2 L3Harris Technologies is proud to be an Equal Opportunity Employer. L3Harris is committed to treating all employees and applicants for employment with respect and dignity and maintaining a workplace that is free from unlawful discrimination. All applicants will be considered for employment without regard to race, color, religion, age, national origin, ancestry, ethnicity, gender (including pregnancy, childbirth, breastfeeding or other related medical conditions), gender identity, gender expression, sexual orientation, marital status, veteran status, disability, genetic information, citizenship status, characteristic or membership in any other group protected by federal, state or local laws. L3Harris maintains a drug-free workplace and performs pre-employment substance abuse testing and background checks, where permitted by law. Please be aware many of our positions require the ability to obtain a security clearance. Security clearances may only be granted to U.S. citizens. In addition, applicants who accept a conditional offer of employment may be subject to government security investigation(s) and must meet eligibility requirements for access to classified information. By submitting your resume for this position, you understand and agree that L3Harris Technologies may share your resume, as well as any other related personal information or documentation you provide, with its subsidiaries and affiliated companies for the purpose of considering you for other available positions. L3Harris Technologies is an E-Verify Employer. Please click here for the E-Verify Poster in English or Spanish . For information regarding your Right To Work, please click here for English or Spanish .

Requirements

Must-haves

Job Title: FPGA EW Design Engineer
Job Code: 45926
Job Location: Salt lake City, Utah/ Carlsbad, CA
Job Schedule: 9/80, employees work 9 out of 14 days- totaling 80 hours worked- and have every other Friday off
Candidates with experience or education in one or more of the following areas are encouraged to apply:
Electronic warfare (EW)
Signal detection, classification, and identification
Radar systems and signal processing
Advanced digital signal processing (DSP) techniques
Digital modulation and demodulation
Forward error correction (FEC)
Machine learning

Nice-to-haves

Experience developing in VHDL (preferred) or Verilog
Master’s degree in computer science, computer engineering, software engineering, or electrical engineering
Experience leading small engineering teams or technical contributors
Experience developing electronic support (ES) and/or electronic attack (EA) signal-processing capabilities
Experience implementing complex modem and/or DSP algorithms in FPGA-based programmable logic; comparable ASIC design experience is also applicable
Experience implementing industry-standard interfaces, such as 10/100/1000 Ethernet, SPI, UART, SDRAM, DDR3, JESD, and PCIe
Experience with FPGA simulation, synthesis, and implementation tools, such as ModelSim, Synplify, AMD Xilinx Vivado/ISE, and/or Intel Quartus
Experience with high-speed serial FPGA interfaces operating at 3 Gbps or greater
Experience achieving timing closure in large FPGA designs
Experience with high-level synthesis (HLS)
Hands-on laboratory debug experience using signal generators, digital oscilloscopes, logic analyzers, bit-error-rate testers (BERTs), and other advanced measurement equipment
Familiarity with Git source control

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

machine learning

Platform: career-feeds
Effort: medium

Benefits

Benefits detected in the listing.

401(K)

Pto

Paid Time Off

Parental Leave