Senior Photonic-Integrated-Circuit Integration Engineer
Intel· Semiconductors· Aug 14, 2026 · 3mo agoPosted 74 days ago
US, California, Santa Clara
In office
Full-time
Senior
$191K–$312K
8+ years exp
Before you apply
Ghost Signal:
Open 74 days.
Job description
Job Details:
Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technological advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow s technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people s digital lives. Come join us and do something wonderful.
The Role and Impact
As a Silicon Photonics Integrated Circuit Engineer, you will play an instrumental role in defining, designing, and optimizing cutting-edge silicon photonic integrated circuits, including applications in AI datacenter scale-up, laser sources, and pluggable/NPO/CPO/OCI solutions. You will contribute to all stages of chip development, from design and simulation to validation and manufacturing, ensuring high-performance and reliability. Your expertise will directly shape photonic technologies that drive Intel s innovation, making a tangible impact on next-generation solutions.
Business Group
This role is part of Intel s Integrated Photonics Solutions (IPS), a group dedicated to pioneering advancements in silicon photonics and integrated circuit technologies. Our team focuses on high-impact research, design, and development to enable transformative solutions that enhance Intel s technological leadership in the industry. By joining us, you will be part of a collaborative environment that empowers innovation and problem-solving.
Key Responsibilities
Architect, design, and optimize complex active and passive silicon photonic integrated circuits.
Develop and execute plans for chip design, layout, tape out, test, validation, and performance debug.
Collaborate cross-functionally with foundries, validation teams, manufacturers, and quality/reliability groups.
Conduct data analysis, reliability, qualification, and delivery of known-good-die solutions.
Design and simulate photonic integrated circuit systems using advanced modeling tools (such as Lumerical Interconnect, ADS).
Drive high-volume manufacturing (HVM) enabling flows and ensure seamless integration of photonic technologies.
Develop technical documentation and test content to support the silicon photonics chip lifecycle.
Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences.
Minimum Qualifications:
Master s degree in relevant fields and 8 years of industry experience OR a PhD with 6 years of industry experience.
Required Skills:
Experience in development of photonic-integrated-circuits from concept to high volume manufacturing (HVM).
Experience designing, simulating, and testing complex PIC s, including link budget analysis, electrical power budgets, back-reflection budgets, Monte Carlo models and other performance indicators.
Familiarity using optical design and simulation tools such as Lumerical (FDTD, MODE, DEVICE, Interconnect), RSoft, Tidy3D, Harold, Photon Design, or numerical simulation tools such as Matlab or Python.
Experience contributing to or leading PIC tape-outs.
Familiarity with layout tools such as Candence, KLayout, Synopsys Optocompiler, or GDSFactory.
Preferred Qualifications:
Proven ability to solve problems in group settings and deliver innovative solutions.
A track record of driving impactful results in large-scale integrated circuit development.
Exposure to standard photonic test methodologies and equipment such as optical spectrum analyzers, tunable lasers, optical backscatter reflectometers, optical vector analyzers, fiber or free-space coupling.
Exposure to EDA/PDA tools and methodologies.
Familiarity with LVS, SDL, and DRC.
PIC test data analysis and design optimization including using statistical analysis using tools such as JMP or statistical libraries in matlab or python.
If you are passionate about advancing cutting-edge photonic technologies and ready to make a significant impact, we invite you to bring your expertise and creativity to Intel. Join us to shape the future of silicon photonics and redefine what s possible in technology.
Job Type: Experienced Hire
Shift: Shift 1 (United States of America)
Primary Location: US, California, Santa Clara
Additional Locations:
Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .
Annual Salary Range for jobs which could be performed in the US: $190,610.00-311,890.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Application prep
Use the role’s language and application details while tailoring your materials.
Keywords to mirror
aipython
- Platform
- workday
- Effort
- long
Benefits
Benefits detected in the listing.
Pto