Job description

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value. About the team div]:bg-bg-000/50 [&_pre>div]:border-0.5 [&_pre>div]:border-border-400 [&_.ignore-pre-bg>div]:bg-transparent [&_.standard-markdown_:is(p,blockquote,h1,h2,h3,h4,h5,h6)]:pl-[var(--msg-text-inset,0.5rem)] [&_.standard-markdown_:is(p,blockquote,ul,ol,h1,h2,h3,h4,h5,h6)]:pr-8 [&_.progressive-markdown_:is(p,blockquote,h1,h2,h3,h4,h5,h6)]:pl-[var(--msg-text-inset,0.5rem)] [&_.progressive-markdown_:is(p,blockquote,ul,ol,h1,h2,h3,h4,h5,h6)]:pr-8"> _*]:min-w-0 gap-3 [&_>_*:last-child]:mb-0 print:block print:[&_>_:where(:not(:first-child))]:mt-3 standard-markdown"> The hardware design team writes the RTL for SambaNova's RDU, the processor behind our AI workload acceleration systems, covering the compute, memory, and networking subsystems. Engineers own specific blocks inside a larger subsystem, working alongside the principal engineers and architects who set its direction. A block stays with the engineer who wrote it through PPA closure, tapeout, and bring-up, so you debug your own design in silicon. About the role SambaNova Senior Hardware Design Engineers design component units of the Reconfigurable Dataflow Unit (RDU) ASICs deployed in our AI workload acceleration systems. You will work alongside principal engineers, architects, design verification engineers, and physical design engineers to implement innovative features in hardware that provide unique value to SambaNova. In this role you will take ownership of blocks within a larger subsystem — contributing sections of the microarchitecture specification, writing and debugging the RTL, and carrying your blocks through implementation, tapeout, and silicon bring-up. You will grow your scope over time as you build depth in our architecture. This role is onsite, based in either our San Jose, CA or Austin, TX office. Responsibilities Some of your responsibilities will include... Work with principal engineers and architects to author sections of the microarchitecture specification for compute, memory, or networking subsystems. Code, integrate, and debug SystemVerilog RTL for assigned blocks through the chip implementation and production lifecycle. Meet Power, Performance, and Area (PPA) targets for your blocks using advanced digital design techniques for high-speed design. Partner with design verification and physical design engineers to converge on functionality, timing, and area. Implement SystemVerilog Assertions (SVA) and run lint, CDC, and LEC flows to check design intent and keep blocks clean. Participate in design reviews, presenting your design decisions and incorporating feedback. Support post-silicon bring-up and debug for the blocks you own. Contribute to design flow improvements, including AI and automation in EDA tool methodologies. Required qualifications Master's degree in Computer Engineering or Electrical Engineering with 3–5 years of relevant experience, or Bachelor's degree with 5–7 years. Solid foundation in computer architecture and digital logic design. Strong SystemVerilog RTL design skills for high-speed, high-performance ASICs. Experience making design decisions that trade off Power, Performance, and Area (PPA). Working knowledge of industry-standard interconnects and protocols (e.g., AXI, PCIe, Ethernet, HBM/DDR). Experience with digital logic synthesis tools and Static Timing Analysis (STA). Proficiency with industry-standard tools for linting, Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC). Experience implementing SystemVerilog Assertions (SVA) to check design intent. Familiarity with tools and simulators for hardware performance analysis and tuning. Familiarity with Git for managing release cycles. Scripting skills in Python and Linux shell. Ability to work onsite in San Jose, CA or Austin, TX. Preferred qualifications Exposure to a full ASIC development cycle through tapeout and production silicon. Interest in or knowledge of AI workload acceleration techniques. Experience with low-power design techniques (clock gating, DVFS) at advanced process nodes. Exposure to emulation or FPGA prototyping platforms for pre-silicon validation. Base Salary Range: Base Pay Range $120,000 — $200,000 USD Submission Guidelines Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. EEO Policy SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws. Benefits Summary for US-Based, Full-Time Employment Positions SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Requirements

Must-haves

_*]:min-w-0 gap-3 [&_>_*:last-child]:mb-0 print:block print:[&_>_:where(:not(:first-child))]:mt-3 standard-markdown">
Some of your responsibilities will include...
Work with principal engineers and architects to author sections of the microarchitecture specification for compute, memory, or networking subsystems.
Code, integrate, and debug SystemVerilog RTL for assigned blocks through the chip implementation and production lifecycle.
Meet Power, Performance, and Area (PPA) targets for your blocks using advanced digital design techniques for high-speed design.
Partner with design verification and physical design engineers to converge on functionality, timing, and area.
Implement SystemVerilog Assertions (SVA) and run lint, CDC, and LEC flows to check design intent and keep blocks clean.
Participate in design reviews, presenting your design decisions and incorporating feedback.
Support post-silicon bring-up and debug for the blocks you own.
Contribute to design flow improvements, including AI and automation in EDA tool methodologies.
Master's degree in Computer Engineering or Electrical Engineering with 3–5 years of relevant experience, or Bachelor's degree with 5–7 years.
Solid foundation in computer architecture and digital logic design.
Strong SystemVerilog RTL design skills for high-speed, high-performance ASICs.
Experience making design decisions that trade off Power, Performance, and Area (PPA).
Working knowledge of industry-standard interconnects and protocols (e.g., AXI, PCIe, Ethernet, HBM/DDR).
Experience with digital logic synthesis tools and Static Timing Analysis (STA).
Proficiency with industry-standard tools for linting, Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC).
Experience implementing SystemVerilog Assertions (SVA) to check design intent.
Familiarity with tools and simulators for hardware performance analysis and tuning.
Familiarity with Git for managing release cycles.

Nice-to-haves

Exposure to a full ASIC development cycle through tapeout and production silicon.
Interest in or knowledge of AI workload acceleration techniques.
Experience with low-power design techniques (clock gating, DVFS) at advanced process nodes.
Exposure to emulation or FPGA prototyping platforms for pre-silicon validation.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

aipython

Platform: greenhouse
Effort: quick

Benefits

Benefits detected in the listing.

Dental

Vision