Job description

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Responsible for developing Digital-Mixed Signal (DMS) models of analog IPs such as touch controller AFEs, wireless power charging, health sensing AFE and satellite AFEs using SystemVerilog language. Interface with analog design team and chip DV team to develop and support analog/mixed signal models for chip verification. Understand Verilog-AMS modeling language Good knowledge of SystemVerilog UDT/UDR nettype (using Cadence wreal or EEnet package) Familiar with analog circuits such as LDOs, TIAs, analog muxing, SARADC sample-and-hold (S/H), comparators, DAC voltage converter, buffering and amplification, etc. Understand good coding of RTL of digital design (eg clock divider, decoder, FSM, etc) and testbench creation. Fully familiar with how to run SV .vs. schematic verification for a given leaf SV model. Familiar with Cadence linting & simulation tools (ncsim, xrun, vcs) and analog schematic editor. Hands-on skills in scripting languages (TCL/Perl/Python) Experience with using AI tools such as Cursor, chipAgents to generate analog SV models and testbench based on a given design spec. Experience : Bachelor s and 8 years of related experience Compensation and Benefits The annual base salary range for this position is To As a valued member of our team, you ll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company s growth. All subject to relevant plan documents and award agreements. Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Requirements

Must-haves

If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
If you already have a Candidate Account, please Sign-In before you apply.
Responsible for developing Digital-Mixed Signal (DMS) models of analog IPs such as touch controller AFEs, wireless power charging, health sensing AFE and satellite AFEs using SystemVerilog language.
Interface with analog design team and chip DV team to develop and support analog/mixed signal models for chip verification.
Understand Verilog-AMS modeling language
Good knowledge of SystemVerilog UDT/UDR nettype (using Cadence wreal or EEnet package)
Familiar with analog circuits such as LDOs, TIAs, analog muxing, SARADC sample-and-hold (S/H), comparators, DAC voltage converter, buffering and amplification, etc.
Understand good coding of RTL of digital design (eg clock divider, decoder, FSM, etc) and testbench creation.
Fully familiar with how to run SV .vs. schematic verification for a given leaf SV model.
Familiar with Cadence linting & simulation tools (ncsim, xrun, vcs) and analog schematic editor.
Hands-on skills in scripting languages (TCL/Perl/Python)
Experience with using AI tools such as Cursor, chipAgents to generate analog SV models and testbench based on a given design spec.
Experience : Bachelor s and 8 years of related experience

Nice-to-haves

None flagged.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

pythonai

Platform: workday
Effort: long

Benefits

Benefits detected in the listing.

Dental

Vision

401(K)