Job description

Imagine yourself at the center of our SOC design effort, collaborating with all fields, playing a strategic role of getting functional products to millions of customers quickly. You will have the opportunity to integrate and come-up with new ideas, as well as work with a team of hardworking engineers. As a member of the layout team of the microprocessor group, you will be responsible to deliver PDV clean layout, including the following: - Designing complex custom layout for digital circuits in deep SubMicron CMOS technologies. - Reviewing and analyzing floorplans and complex circuits with circuit designers. - Running a complete set of layout design verification tools available on megacells completed. - Working with the circuit design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering specifications and expectations. - Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits. Bachelors degree in relevant field of study plus 10 years of relevant experience We are looking for applicants experience in custom layout design of deep SubMicron CMOS circuits. High level proficiency in layout floorplanning, standard cell planning and hierarchical layout assembly. Good understanding of issues with RC delay, electromigration, self heating and cross capacitance. Recognize failure prone layout structures, dedicatedly work with designers for the best approach to problems. Excellent communication skills and able to work with multi-functional teams. Great skills on interpretation of CALIBRE DRC, ERC, LVS, etc. reports. Knowledge of MENTOR GRAPHICS or CADENCE layout tools Scripting skills in CSH, PERL or SKILL are considered a plus, but not required. Experience in layout automation is considered a plus, but not required. Experience in memory compiler development is considered a plus, but not required. Experience designing low noise, low power datapaths or Memory layout structures, etc.

Requirements

Must-haves

Imagine yourself at the center of our SOC design effort, collaborating with all fields, playing a strategic role of getting functional products to millions of customers quickly.
Designing complex custom layout for digital circuits in deep SubMicron CMOS technologies.
Reviewing and analyzing floorplans and complex circuits with circuit designers.
Running a complete set of layout design verification tools available on megacells completed.
Working with the circuit design team to plan, schedule work and negotiate layout tradeoffs as needed.
Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts.
Exceed engineering specifications and expectations.
Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits.
Bachelors degree in relevant field of study plus 10 years of relevant experience
We are looking for applicants experience in custom layout design of deep SubMicron CMOS circuits.
High level proficiency in layout floorplanning, standard cell planning and hierarchical layout assembly.
Good understanding of issues with RC delay, electromigration, self heating and cross capacitance.
Recognize failure prone layout structures, dedicatedly work with designers for the best approach to problems.
Excellent communication skills and able to work with multi-functional teams.
Great skills on interpretation of CALIBRE DRC, ERC, LVS, etc. reports.
Knowledge of MENTOR GRAPHICS or CADENCE layout tools
Experience designing low noise, low power datapaths or Memory layout structures, etc.

Nice-to-haves

Scripting skills in CSH, PERL or SKILL are considered a plus, but not required.
Experience in layout automation is considered a plus, but not required.
Experience in memory compiler development is considered a plus, but not required.

Application prep

Use the role’s language and application details while tailoring your materials.

Platform: apple
Effort: medium