Job description

Be visionary Teledyne Technologies Incorporated provides enabling technologies for industrial growth markets that require advanced technology and high reliability. These markets include aerospace and defense, factory automation, air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas exploration and production, medical imaging and pharmaceutical research. We are looking for individuals who thrive on making an impact and want the excitement of being on a team that wins. Job Description About Teledyne LeCroy Teledyne LeCroy is a global leader in protocol analysis and test solutions for high-speed serial data communications. Our high-speed protocol analyzers are trusted by top-tier semiconductor and system companies to validate and debug cutting-edge technologies in data centers, AI/ML, storage, and networking. Role Overview We are looking for a top-notch Staff Logic Design engineer who has the right composition of knowledge, experience, team play, spirit and drive, to join a dynamic team that develops leading edge test and measurement products. Join our high-speed Protocol Team as a Staff Logic Design Engineer , where you ll architect and implement high-performance digital logic for protocol capture, analysis, and emulation. You’ll work on FPGA-based systems that decode and analyze High speed protocols (PCIe, USB, Ethernet etc.) in real time, collaborating with cross-functional teams to deliver industry-leading solutions. Key Responsibilities RTL Design & Microarchitecture Develop synthesizable RTL (Verilog/SystemVerilog) for high-speed protocol, packet parsing, timestamping, and buffer management. Design high-throughput data paths and control logic optimized for latency, bandwidth, and resource efficiency. FPGA Development Target high-end FPGAs (Xilinx Versal, Intel Agilex); perform synthesis, P&R, timing closure, and resource optimization. Integrate PCIe IP cores, DMA engines, and custom protocol decoders. Verification & Debug Build SystemVerilog/UVM testbenches for block and system-level verification. Conduct simulation, waveform analysis, and functional coverage to ensure robust design. System Integration Collaborate with hardware, firmware, and software teams to bring up and validate protocol analyzer platforms. Support lab debug using logic analyzers, oscilloscopes, and in-system FPGA tools (ILA/SignalTap). Documentation & Process Create design specifications, interface documents, and verification plans. Participate in design/code reviews and contribute to continuous improvement of design practices. Required Qualifications BS in EE, CS or Computer Engineering required MS in EE is a plus 7 years of experience in digital logic design for FPGA or ASIC. Strong proficiency in Verilog/SystemVerilog RTL design . Experience with one or more of the following protocols: PCIe, CXL, NVMe, USB, SAS, SATA Experience with Monitoring and/or Test & Measurement tools Experience with PCIe protocol (Gen4/Gen5/Gen6) and familiarity with TLP/DLLP/PHY layer concepts. Hands-on with FPGA toolchains (Vivado, Quartus, etc.) and timing closure. Knowledge of UVM , assertions, and simulation/debug tools (e.g., ModelSim, Vivado Simulator). Solid understanding of CDC , clock domain design, and reset strategies. Preferred Qualifications Experience with protocol analyzers , packet capture, and timestamping logic. Familiarity with AXI interconnects , memory controllers, and high-speed buffering. Exposure to SERDES , PCIe IP integration, and link training/debug. Scripting experience (Python, Tcl) for automation and test infrastructure. Experience with hardware/software co-design , register maps, and embedded firmware interaction. Prior work in test & measurement or semiconductor validation environments. Work Environment Location: Milpitas, CA Travel: Minimal (<10%) for lab collaboration or customer support Team Culture: Collaborative, fast-paced, and innovation-driven Salary Range: $141,900.00-$189,200.000 Pay Transparency The anticipated salary range listed for this role is only an estimate. Actual compensation for successful candidates is carefully determined based on several factors including, but not limited to, location, education/training, work experience, key skills, and type of position. Teledyne and all of our employees are committed to conducting business with the highest ethical standards. We require all employees to comply with all applicable laws, regulations, rules and regulatory orders. Our reputation for honesty, integrity and high ethics is as important to us as our reputation for making innovative sensing solutions. Teledyne is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability or veteran status, age, or any other characteristic or non-merit based factor made unlawful by federal, state, or local laws.

Requirements

Must-haves

Be visionary
We are looking for individuals who thrive on making an impact and want the excitement of being on a team that wins.
RTL Design & Microarchitecture Develop synthesizable RTL (Verilog/SystemVerilog) for high-speed protocol, packet parsing, timestamping, and buffer management.
Design high-throughput data paths and control logic optimized for latency, bandwidth, and resource efficiency.
FPGA Development Target high-end FPGAs (Xilinx Versal, Intel Agilex); perform synthesis, P&R, timing closure, and resource optimization.
Integrate PCIe IP cores, DMA engines, and custom protocol decoders.
Verification & Debug Build SystemVerilog/UVM testbenches for block and system-level verification.
Conduct simulation, waveform analysis, and functional coverage to ensure robust design.
System Integration Collaborate with hardware, firmware, and software teams to bring up and validate protocol analyzer platforms.
Support lab debug using logic analyzers, oscilloscopes, and in-system FPGA tools (ILA/SignalTap).
Documentation & Process Create design specifications, interface documents, and verification plans.
Participate in design/code reviews and contribute to continuous improvement of design practices.
BS in EE, CS or Computer Engineering required

Nice-to-haves

MS in EE is a plus
Experience with protocol analyzers , packet capture, and timestamping logic.
Familiarity with AXI interconnects , memory controllers, and high-speed buffering.
Exposure to SERDES , PCIe IP integration, and link training/debug.
Scripting experience (Python, Tcl) for automation and test infrastructure.
Experience with hardware/software co-design , register maps, and embedded firmware interaction.
Prior work in test & measurement or semiconductor validation environments.
Work Environment
Location: Milpitas, CA
Travel: Minimal (<10%) for lab collaboration or customer support
Team Culture: Collaborative, fast-paced, and innovation-driven

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

aimlpython

Platform: workday
Effort: long

Benefits

Benefits detected in the listing.

Vision