Job description

About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today s innovators stay Ahead of What s Possible. Learn more at www.analog.com and on LinkedIn and X . Join our Automotive OpenGMSL Team as a Principal Engineer - Digital IC Design and Architecture! Help shape the future of intelligent, connected vehicles. We are looking for an experienced and innovative engineer to lead the architecture and design of next-generation connectivity solutions that power advanced automotive systems. Our technology is at the heart of modern vehicle electronics, enabling the reliable transport of multi-Gigabit high-speed video, sensor, and control data across increasingly sophisticated vehicle networks. Trusted by leading automakers around the world and deployed in millions of vehicles, our solutions support applications ranging from digital cockpits and camera systems to advanced driver assistance and autonomous driving technologies. Beyond automotive, OpenGMSL technology is also enabling innovation in industrial automation, medical imaging, and robotics. As part of our team, you will help develop the technologies that connect the next generation of machines and vehicles. The position is based in Beaverton, Oregon, or Colorado Springs, Colorado. Responsibilities: · Digital Architecture and Design: Architect and design digital blocks and subsystems of complex high-speed SerDes ICs, including Gigabit‑speed serial interfaces and video and data routing solutions. · Develop Next‑Generation Technologies: Drive the evolution of OpenGMSL technology through the development of new architectures, authoring and advancing of OpenGMSL technical standards, and active participation in industry standards organizations and committees. · Specification Ownership: Write detailed block and subsystem-level specifications for design and implementation. · RTL Design and Implementation: Use Verilog and SystemVerilog to design digital blocks, subsystems, and top‑level designs. · Verification and Coverage Closure: Develop block‑level testbenches, verify block functionality, and collaborate with verification teams to achieve full‑chip verification and coverage closure. · Digital Backend: Perform block‑ and top‑level linting, CDC analysis, and power analysis. Assist with synthesis constraints and timing closure. · Mixed‑Signal Integration: Communicate closely with mixed-signal designers and verification engineers to support mixed‑signal simulations and real‑number modeling across the analog/digital boundary. · Documentation and Design Reviews: Prepare technical documentation and lead architecture, design, and peer reviews. · Lab Evaluation and Debug: Support silicon bring‑up, characterization, and debug activities. · Cross‑Functional Collaboration: Collaborate across analog, digital, verification, test, and product definition teams to define requirements, support production test development, and ensure successful product execution. · Technical Leadership: Provide technical leadership for complex SerDes subsystems and products. Minimum Qualifications: · MSEE or Equivalent: Master s degree in Electrical Engineering or equivalent with 7 years of relevant experience or PhD with 4 years of relevant experience. · Digital Design: Experience designing and verifying complex digital systems using Verilog/SystemVerilog. · System Architecture & Implementation: Demonstrated ability to architect and plan designs at the system level, translating high-level product concepts into robust design implementations. · Communication Skills: Clear and concise written and verbal communication skills, with team working experience and a proactive approach to problem-solving. · SerDes & Communications Expertise: Understanding of communication theory, high-speed SerDes transceiver architectures, and video/data transport. · Design Trade-Offs & Physical Implementation: Solid understanding of digital and analog design trade-offs, with experience in timing analysis, power estimation, physical design, and DFT concepts. · Lab & Silicon Debug Experience: Hands-on experience with silicon bring-up and debug · Proven Track Record: Demonstrated success designing, leading, and introducing products to the market. Preferred Qualifications: · SerDes Standards and Protocols: Expertise in high-speed SerDes standards and protocols, including Ethernet, USB, PCIe, and/or video (DisplayPort, CSI/DSI, HDMI) · Technical Standards Experience: Experience authoring SerDes technical standards and/or participating in industry standards committees. · Behavioral Modeling: Experience with behavioral modeling, including verification of mixed-signal systems with behavioral modeling. · DSP Design: Proficiency in Matlab and design of DSP blocks, including digital filters and signal-processing algorithms. · Team Leadership: Experience leading teams and/or projects. For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process. Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group. EEO is the Law: Notice of Applicant Rights Under the Law . Job Req Type: Experienced Required Travel: Yes, 10% of the time Shift Type: 1st Shift/Days The expected wage range for a new hire into this position is $157,080 to $227,460. Actual wage offered may vary depending on work location , experience, education, training, external market data, internal pay equity, or other bona fide factors. This position qualifies for a discretionary performance-based bonus which is based on personal and company factors. This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time , and other benefits.

Requirements

Must-haves

Digital Architecture and Design: Architect and design digital blocks and subsystems of complex high-speed SerDes ICs, including Gigabit‑speed serial interfaces and video and data routing solutions.
Specification Ownership: Write detailed block and subsystem-level specifications for design and implementation.
RTL Design and Implementation: Use Verilog and SystemVerilog to design digital blocks, subsystems, and top‑level designs.
Verification and Coverage Closure: Develop block‑level testbenches, verify block functionality, and collaborate with verification teams to achieve full‑chip verification and coverage closure.
Digital Backend: Perform block‑ and top‑level linting, CDC analysis, and power analysis. Assist with synthesis constraints and timing closure.
Mixed‑Signal Integration: Communicate closely with mixed-signal designers and verification engineers to support mixed‑signal simulations and real‑number modeling across the analog/digital boundary.
Documentation and Design Reviews: Prepare technical documentation and lead architecture, design, and peer reviews.
Lab Evaluation and Debug: Support silicon bring‑up, characterization, and debug activities.
Cross‑Functional Collaboration: Collaborate across analog, digital, verification, test, and product definition teams to define requirements, support production test development, and ensure successful product execution.
Technical Leadership: Provide technical leadership for complex SerDes subsystems and products.
MSEE or Equivalent: Master s degree in Electrical Engineering or equivalent with 7 years of relevant experience or PhD with 4 years of relevant experience.
Digital Design: Experience designing and verifying complex digital systems using Verilog/SystemVerilog.
System Architecture & Implementation: Demonstrated ability to architect and plan designs at the system level, translating high-level product concepts into robust design implementations.
Communication Skills: Clear and concise written and verbal communication skills, with team working experience and a proactive approach to problem-solving.
SerDes & Communications Expertise: Understanding of communication theory, high-speed SerDes transceiver architectures, and video/data transport.
Design Trade-Offs & Physical Implementation: Solid understanding of digital and analog design trade-offs, with experience in timing analysis, power estimation, physical design, and DFT concepts.

Nice-to-haves

SerDes Standards and Protocols: Expertise in high-speed SerDes standards and protocols, including Ethernet, USB, PCIe, and/or video (DisplayPort, CSI/DSI, HDMI)
Technical Standards Experience: Experience authoring SerDes technical standards and/or participating in industry standards committees.
Behavioral Modeling: Experience with behavioral modeling, including verification of mixed-signal systems with behavioral modeling.
DSP Design: Proficiency in Matlab and design of DSP blocks, including digital filters and signal-processing algorithms.
Team Leadership: Experience leading teams and/or projects.
EEO is the Law: Notice of Applicant Rights Under the Law .
Job Req Type: Experienced
Shift Type: 1st Shift/Days

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

aigo

Platform: workday
Effort: long

Benefits

Benefits detected in the listing.

Dental

Vision

401k