Job description

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm Technologies, Inc. is seeking a SoC Limits Management Architect on the HW power team. You will define how our next-generation systems balance high performance against physical, electrical and thermal constraints. You will bridge hardware IP, system software, and product requirements to design a holistic Limits Management architecture and guide product definition through early life cycle involvement. Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. Qualifications • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field. • MS or PhD in Electronics or Computer Engineering, or equivalent with focus on computer architecture and power/performance analysis. • 6+ years of ASIC design, verification, validation, integration, or related work experience (5+ years if Master’s; 4+ years if PhD). • Experience with power management and low-power design methodologies. • Strong C/C++ development skills for architectural modeling and FW prototyping, alongside Python for data analysis, performance profiling, and workflow automation Responsibilities • Define the SoC limits management by integrating hardware triggers, firmware policies, and software mitigations to protect silicon health. • Lead cross-functional teams to standardize critical mitigation features, including Power Telemetry, Estimators, and Droop Detectors, across all IP and hardware blocks. • Drive the long-term evolution of Sensing IPs (Voltage, Current, Temperature) and trigger mechanisms to address escalating current densities and industry trends. • Design real-time telemetry requirements to monitor silicon behavior and define performance-impact profiles for various mitigation strategies. • Drive organizational consensus on feature ROI and oversee Post-Silicon Validation to ensure alignment with architectural intent. • Help with post silicon power correlation to match with pre-silicon power models and simulations with actual physical measurements taken from silicon . Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. Pay range and Other Compensation & Benefits : $145,600.00 - $218,400.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link . If you would like more information about this role, please contact Qualcomm Careers .

Requirements

Must-haves

Qualcomm Technologies, Inc.
Engineering Group, Engineering Group > ASICS Engineering
You will bridge hardware IP, system software, and product requirements to design a holistic Limits Management architecture and guide product definition through early life cycle involvement.
Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
MS or PhD in Electronics or Computer Engineering, or equivalent with focus on computer architecture and power/performance analysis.
6+ years of ASIC design, verification, validation, integration, or related work experience (5+ years if Master’s; 4+ years if PhD).
Experience with power management and low-power design methodologies.
Strong C/C++ development skills for architectural modeling and FW prototyping, alongside Python for data analysis, performance profiling, and workflow automation
Define the SoC limits management by integrating hardware triggers, firmware policies, and software mitigations to protect silicon health.
Lead cross-functional teams to standardize critical mitigation features, including Power Telemetry, Estimators, and Droop Detectors, across all IP and hardware blocks.
Drive the long-term evolution of Sensing IPs (Voltage, Current, Temperature) and trigger mechanisms to address escalating current densities and industry trends.
Design real-time telemetry requirements to monitor silicon behavior and define performance-impact profiles for various mitigation strategies.
Drive organizational consensus on feature ROI and oversee Post-Silicon Validation to ensure alignment with architectural intent.
Help with post silicon power correlation to match with pre-silicon power models and simulations with actual physical measurements taken from silicon .
$145,600.00 - $218,400.00
If you would like more information about this role, please contact Qualcomm Careers .

Nice-to-haves

None flagged.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

pythonrest

Platform: eightfold
Effort: medium