Job description

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. Google’s computing facilities are among the most advanced worldwide. In this role, you will help fabricate the custom processors that energize these hubs by steering the rollout of comprehensive automated evaluation solutions for high-volume manufacturing. You'll craft novel hardware and monitor it post-deployment to close the feedback loop back into architectural planning for upcoming hardware generations. You will integrate these components into machinery and guide industrial assessment to validate benchmark metrics while filtering out defective units. Finally, you will partner across internal groups to secure optimal verification depth throughout mass fabrication, guaranteeing product integrity. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits Learn more about benefits at Google . • Develop and drive implementation of silicon test requirements with internal design teams and external vendors. • Participate in developing and executing strategies for SoC product NPI, bring-up, verification, characterization, and qualification support, including bench test, troubleshooting, test coverage optimization, new product defective parts per million correlation, and product correlation between system and ATE. • Leverage ATE test experience and expertise to drive quality improvements. • Collaborate with design, DFT, and quality teams to drive best practices for post-silicon testing. • Provide back-stop support for chip production, including test program upgrade and release procedures, volume data analytics, test time reduction, yield improvement, and Return Merchandise Authorization (RMA) analysis. • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. • 4 years of experience in test engineering or product engineering. • Experience in ASIC or SoC test development, bring-up, or debug. Minimum qualifications: • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. • 4 years of experience in test engineering or product engineering. • Experience in ASIC or SoC test development, bring-up, or debug. Preferred qualifications: • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. • Experience in test engineering, product engineering, or silicon quality/reliability. • Experience with scan/ATPG test development or memory BIST test development and repair implementation. • Experience testing IPs such as Phase-Locked Loops (PLLs), PVT sensors, temperature sensors, Process Monitor Ring Oscillator (PMRO), and eFuse. • Familiarity with Automatic Test Equipment (ATE) from Advantest and Teradyne (e.g., EXA scale, UltraFlex+).

Requirements

Must-haves

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
Learn more about benefits at Google .
Develop and drive implementation of silicon test requirements with internal design teams and external vendors.
Leverage ATE test experience and expertise to drive quality improvements.
Collaborate with design, DFT, and quality teams to drive best practices for post-silicon testing.
Provide back-stop support for chip production, including test program upgrade and release procedures, volume data analytics, test time reduction, yield improvement, and Return Merchandise Authorization (RMA) analysis.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
4 years of experience in test engineering or product engineering.
Experience in ASIC or SoC test development, bring-up, or debug.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
4 years of experience in test engineering or product engineering.
Experience in ASIC or SoC test development, bring-up, or debug.

Nice-to-haves

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Experience in test engineering, product engineering, or silicon quality/reliability.
Experience with scan/ATPG test development or memory BIST test development and repair implementation.
Experience testing IPs such as Phase-Locked Loops (PLLs), PVT sensors, temperature sensors, Process Monitor Ring Oscillator (PMRO), and eFuse.
Familiarity with Automatic Test Equipment (ATE) from Advantest and Teradyne (e.g., EXA scale, UltraFlex+).

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

aiml

Platform: google
Effort: medium