Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career. THE ROLE: AMD’s Cores Organization delivers advanced CPU, Cache, and Chiplet technologies that are foundational to AMD’s server, client, and gaming products. We are seeking an experienced VLSI RTL Design Engineer to join our team as a senior technical contributor. In this role, the engineer will design and implement high-performance, energy-efficient cache and fabric solutions. This individual will contribute to the development of AMD’s next generation cores and caches while collaborating with a broad range of engineering disciplines. The engineer will join the team based in Fort Collins, CO. THE PERSON: The ideal candidate has experience delivering complex technical projects and achieving results within project timelines. As a Microarchitecture and RTL contributor for Cache designs, this individual enjoys collaborating with cross-functional teams that span a variety of technical disciplines. Our team continuously seeks innovative approaches to improve chip performance, power efficiency, and area optimization. Success in this role requires creativity, strong analytical and problem-solving skills, and effective written and verbal communication abilities. The candidate enjoys solving challenging technical problems, working collaboratively to develop solutions, and contributing to the success of multiple AMD products. As the organization continues to grow in capability and scale, the candidate will have opportunities to mentor engineers, share technical expertise, and support the development of team capabilities. KEY RESPONSIBILITIES: • Collaborate with Cache and CPU Architects to design, document, and execute optimized high-performance Cache and Routing Fabric designs. • Collaborate with Physical Design teams to develop RTL optimized for physical implementation and timing closure. • Collaborate with Design Verification teams to develop architectures and features that are clearly documented and verifiable. • Collaborate with Design for Test teams to develop RTL that is reliable, testable, and manufacturable. • Work across global teams to solve complex architectural interactions between IP and SoC designs. • Develop improvements to CPU designs by increasing quality, simplifying design complexity through innovation, and strengthening technical collaboration across teams. • Solve complex design and tool challenges through innovative and practical solutions while contributing to technical excellence across the organization. Create technical presentations for peers and management. • Guide and mentor other engineers. PREFERRED EXPERIENCE: • Prior experience with Cache architecture development and execution, including Cache Controller and Array RTL implementation. • Prior experience with CPU Coherency, Coherent NoC, Cache Allocation and Replacement Policy, Quality of Service, Fairness, and Forward Progress architecture and implementation. • Prior experience collaborating effectively with diverse teams across disciplines. • Prior experience with Digital RTL Design, Verilog HDL, and scripting. ACADEMIC CREDENTIALS: • Bachelor’s or master’s degree in computer engineering, Electrical Engineering, or a related technical field. This role is not eligible for visa sponsorship. #LI-DP1 Benefits offered are described: AMD benefits at a glance . AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

Requirements

Must-haves

ADVANCE YOUR CAREER. ADVANCE THE WORLD.
As the organization continues to grow in capability and scale, the candidate will have opportunities to mentor engineers, share technical expertise, and support the development of team capabilities.
Collaborate with Cache and CPU Architects to design, document, and execute optimized high-performance Cache and Routing Fabric designs.
Collaborate with Physical Design teams to develop RTL optimized for physical implementation and timing closure.
Collaborate with Design Verification teams to develop architectures and features that are clearly documented and verifiable.
Collaborate with Design for Test teams to develop RTL that is reliable, testable, and manufacturable.
Work across global teams to solve complex architectural interactions between IP and SoC designs.
Develop improvements to CPU designs by increasing quality, simplifying design complexity through innovation, and strengthening technical collaboration across teams.
Solve complex design and tool challenges through innovative and practical solutions while contributing to technical excellence across the organization. Create technical presentations for peers and management.
Guide and mentor other engineers.
Bachelor’s or master’s degree in computer engineering, Electrical Engineering, or a related technical field.
Benefits offered are described: AMD benefits at a glance .
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.

Nice-to-haves

Prior experience with Cache architecture development and execution, including Cache Controller and Array RTL implementation.
Prior experience with CPU Coherency, Coherent NoC, Cache Allocation and Replacement Policy, Quality of Service, Fairness, and Forward Progress architecture and implementation.
Prior experience collaborating effectively with diverse teams across disciplines.
Prior experience with Digital RTL Design, Verilog HDL, and scripting.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

Platform: amd
Effort: medium