Job description

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits. At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are. Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people s lives; making the world a better place, one processor at a time. Are you ready? To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages. Job Description: About the Role SiFive is looking for a Principal Design Verification Engineer to lead verification of CPU-subsystem power-management functionality across complex SoC and subsystem environments, with a strong emphasis on data-center-grade quality, resiliency, and signoff readiness. This is a principal tech-lead role for an engineer who can define architecture-aware verification strategy early, identify integration and microarchitectural risk, solve difficult subsystem-level problems, and raise the quality bar across the broader power-management verification effort. The technical scope spans core, cluster, LLC, and uncore power-management behavior, including DVFS, live retention, clock gating, warm reset, power gating, and subsystem interactions across PMC and related control paths. In this role, you will work closely with architecture, RTL, formal, performance, and design verification teams to ensure design intent is captured correctly, debugability is considered early, and signoff quality is achieved with strong technical judgment and scalable methodology. Responsibilities Lead verification planning and execution for CPU-subsystem power-management features from unit and block level through subsystem integration and signoff. Define verification strategies, test plans, assertions, checkers, coverage models, and closure criteria for complex power-state transitions, clock/reset sequencing, retention behavior, DVFS scenarios, warm-reset flows, and multi-domain interactions. Own high-value stress, corner-case, and long-run scenarios that expose failures in power-state sequencing, asynchronous clock relationships, retention recovery, reset interactions, wakeup behavior, and activity-monitor correctness. Partner closely with architecture, RTL, DV, and infrastructure teams to review specifications, reduce ambiguity early, and improve debugability and verification completeness before issues harden late in the program. Drive efficient failure analysis and root-cause debug across specification, RTL, verification infrastructure, assertions, and stimulus. Apply the right verification method for the problem, including simulation, formal techniques, power-aware verification, and emulation where appropriate for subsystem-level signoff. Contribute reusable methodology, automation, and verification infrastructure that improve quality and productivity across the broader power-management DV organization. Mentor engineers and provide technical leadership across the power-management verification area, especially for difficult subsystem-level debug and closure challenges. Help define signoff expectations suitable for data-center-grade CPU subsystems, with attention to correctness across power states, reset behaviors, retention flows, and integration boundaries. Minimum Qualifications BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field. 12 years of relevant experience in CPU, subsystem, SoC, or ASIC functional verification, with depth appropriate for a Principal Engineer. Strong experience in CPU-subsystem or SoC power-management verification, including clock/reset behavior, power-state transitions, retention, gating, and multi-domain interactions. Strong understanding of high-performance CPU subsystem behavior and the verification challenges that arise across core, cluster, cache, and uncore boundaries. Strong hands-on experience with SystemVerilog-based verification, scalable verification planning, assertions, checkers, coverage strategy, and debug workflows for complex hardware subsystems. Proven ability to translate architectural intent into an effective verification strategy and execution plan. Solid software, scripting, and automation skills in Python or similar languages for DV infrastructure and workflow scalability. Strong technical communication and cross-functional collaboration skills across architecture, RTL, DV, formal, and performance teams. Preferred Qualifications Direct experience verifying CPU-subsystem power-management features such as DVFS, power gating, retention, warm reset, and clock-gating behavior. Experience with PMC- or power-controller-centric verification, including unit-level benches and standalone verification flows. Experience with formal verification, power-aware simulation, emulation, or related advanced verification techniques for subsystem-level signoff. Experience with subsystem integration issues involving resets, clock-domain interactions, coherency-sensitive traffic, and performance-sensitive power-state transitions in high-performance CPU environments. Demonstrated ability to influence verification methodology and technical direction beyond immediate ownership. What Success Looks Like Verification plans capture the real architectural and integration risks in CPU-subsystem power management early and clearly. Critical bugs in power-state transitions, reset sequencing, retention, and clocking behavior are found early, debugged efficiently, and closed with durable fixes. Verification quality improves across power-management DV through stronger methodology, reusable infrastructure, and better closure discipline. Architecture, RTL, and DV teams rely on this engineer as the technical lead for difficult power-management verification challenges in data-center-grade CPU subsystem development. Working on solving verification challenges of memory management units that are being reused across several different generations of the Cores, as well as IO memory management unit. This includes hypervisor, virtualization, and guest virtualization. BS/MS/Ph.D in EE, CE or CS 12 years relevant experience with Core/CPU functional verification 8 years direct experience on memory management verification Deep understand of computer architecture Seasoned developer using object oriented programing principles In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity. In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more! Additional Information: This position requires a successful background and reference checks and satisfactory proof of your right to work in United States of America Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals. SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.

Requirements

Must-haves

The technical scope spans core, cluster, LLC, and uncore power-management behavior, including DVFS, live retention, clock gating, warm reset, power gating, and subsystem interactions across PMC and related control paths.
Responsibilities Lead verification planning and execution for CPU-subsystem power-management features from unit and block level through subsystem integration and signoff.
Partner closely with architecture, RTL, DV, and infrastructure teams to review specifications, reduce ambiguity early, and improve debugability and verification completeness before issues harden late in the program.
Drive efficient failure analysis and root-cause debug across specification, RTL, verification infrastructure, assertions, and stimulus.
Apply the right verification method for the problem, including simulation, formal techniques, power-aware verification, and emulation where appropriate for subsystem-level signoff.
Contribute reusable methodology, automation, and verification infrastructure that improve quality and productivity across the broader power-management DV organization.
Mentor engineers and provide technical leadership across the power-management verification area, especially for difficult subsystem-level debug and closure challenges.
Help define signoff expectations suitable for data-center-grade CPU subsystems, with attention to correctness across power states, reset behaviors, retention flows, and integration boundaries.
Minimum Qualifications BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
12 years of relevant experience in CPU, subsystem, SoC, or ASIC functional verification, with depth appropriate for a Principal Engineer.
Strong experience in CPU-subsystem or SoC power-management verification, including clock/reset behavior, power-state transitions, retention, gating, and multi-domain interactions.
Strong understanding of high-performance CPU subsystem behavior and the verification challenges that arise across core, cluster, cache, and uncore boundaries.
Strong hands-on experience with SystemVerilog-based verification, scalable verification planning, assertions, checkers, coverage strategy, and debug workflows for complex hardware subsystems.
Proven ability to translate architectural intent into an effective verification strategy and execution plan.
Solid software, scripting, and automation skills in Python or similar languages for DV infrastructure and workflow scalability.
Strong technical communication and cross-functional collaboration skills across architecture, RTL, DV, formal, and performance teams.
Experience with PMC- or power-controller-centric verification, including unit-level benches and standalone verification flows.
Experience with formal verification, power-aware simulation, emulation, or related advanced verification techniques for subsystem-level signoff.
Experience with subsystem integration issues involving resets, clock-domain interactions, coherency-sensitive traffic, and performance-sensitive power-state transitions in high-performance CPU environments.
Demonstrated ability to influence verification methodology and technical direction beyond immediate ownership.
What Success Looks Like Verification plans capture the real architectural and integration risks in CPU-subsystem power management early and clearly.
Critical bugs in power-state transitions, reset sequencing, retention, and clocking behavior are found early, debugged efficiently, and closed with durable fixes.
Verification quality improves across power-management DV through stronger methodology, reusable infrastructure, and better closure discipline.

Nice-to-haves

Preferred Qualifications Direct experience verifying CPU-subsystem power-management features such as DVFS, power gating, retention, warm reset, and clock-gating behavior.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

machine learningpython

Platform: workday
Effort: long

Benefits

Benefits detected in the listing.

Paid Time Off