Job description

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: About the Role   You will contribute to a Python-based random test generation (RTG) framework and its companion assembler library that together form the core of a RISC-V CPU design-verification toolchain. The RTG drives a JIT-style, simulator- coupled generator that produces ELF binaries exercising the RVA23.1 ISA — including privileged modes, virtual memory, interrupts, vector, and cryptography extensions. The assembler library provides the bit-accurate instruction encoding   layer that the RTG and other tools consume.   What You'll Do •  Implement new generation objects for RISC-V extensions; common micro-architectural scenarios; and complex data/control-flow composable idioms. • Add instruction forms and encodings to the python companion assembler and verifying bit-level correctness against the RISC-V ISA spec. • Write and tune generation themes which are knob-driven test profiles that compose objects to improve RTL coverage. • Work within the privileged-software stack: exception/interrupt handlers, page-table builders, PMP configuration, and IMSIC programming sequences. •  Work with ISS and RTL verification engineers to triage failures, add targeted regression scenarios, and adjust constraint logic (register allocators, address-space managers, data fillers).   What We're Looking For •  2–5 years of experience in CPU design verification, ISS development, or hardware-software co-design. • Solid Python 3 skills; comfort with generator-based coroutines and object- oriented design patterns. •  Working knowledge of the RISC-V ISA: instruction encoding formats ( R/I/S/B/ U/J, compressed, vector), CSR semantics, privilege levels (M/S/U), and the memory model. Alternatively, similar knowledge for x86 or ARM. • Familiarity with virtual memory (Sv39/Sv48), PMP, and trap/interrupt handling. • Exposure to random test generation flows or ISS/RTL co-simulation is a plus.   Nice to Have • Compiler development experience. • Understanding of hypervisor and/or AIA/IMSIC interrupt architecture. • Familiarity with constraint-propagation libraries. Minimum Qualifications: • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 3+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. Pay range and Other Compensation & Benefits : $167,100.00 - $250,700.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link . If you would like more information about this role, please contact Qualcomm Careers .

Requirements

Must-haves

Qualcomm Technologies, Inc.
Engineering Group, Engineering Group > CPU Engineering
layer that the RTG and other tools consume.
Implement new generation objects for RISC-V extensions; common micro-architectural scenarios; and complex data/control-flow composable idioms.
Add instruction forms and encodings to the python companion assembler and verifying bit-level correctness against the RISC-V ISA spec.
Write and tune generation themes which are knob-driven test profiles that compose objects to improve RTL coverage.
Work within the privileged-software stack: exception/interrupt handlers, page-table builders, PMP configuration, and IMSIC programming sequences.
Work with ISS and RTL verification engineers to triage failures, add targeted regression scenarios, and adjust constraint logic (register allocators, address-space managers, data fillers).
2–5 years of experience in CPU design verification, ISS development, or hardware-software co-design.
Solid Python 3 skills; comfort with generator-based coroutines and object- oriented design patterns.
Working knowledge of the RISC-V ISA: instruction encoding formats ( R/I/S/B/ U/J, compressed, vector), CSR semantics, privilege levels (M/S/U), and the memory model. Alternatively, similar knowledge for x86 or ARM.
Familiarity with virtual memory (Sv39/Sv48), PMP, and trap/interrupt handling.
PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
$167,100.00 - $250,700.00
If you would like more information about this role, please contact Qualcomm Careers .

Nice-to-haves

Exposure to random test generation flows or ISS/RTL co-simulation is a plus.
Compiler development experience.
Understanding of hypervisor and/or AIA/IMSIC interrupt architecture.
Familiarity with constraint-propagation libraries.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

pythonrest

Platform: eightfold
Effort: medium

Benefits

Benefits detected in the listing.

Pto