Job description

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place! E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems. We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life. We are seeking experienced Digital Design Engineers to join our Satellite Avionics team. In this role you will own the electrical design of complex digital boards for a next-generation satellite constellation, including high-speed interfaces, FPGA integration, and mixed-signal subsystems. You will play a central role in delivering flight-qualified avionics hardware from concept through qualification. Key Responsibilities: Own schematic design and component selection for digital avionics boards, from concept through flight qualification. Design high-speed SERDES interfaces (PCIe, JESD, gigabit links) and DDR4/DDR5 memory interfaces with proper timing closure. Develop clocking architectures including PLL configuration, jitter management, and clock distribution networks. Perform power budgeting and system-level power allocation across board subsystems. Apply radiation-tolerant design techniques including SEU/SEE mitigation, TID considerations, and appropriate component derating. Collaborate with FPGA engineers on support circuitry design, pinout planning, and power/layout requirements. Drive board bring-up activities including configuration, interface verification, and structured debugging. Participate in design reviews and cross-functional integration with RF, power, thermal, and mechanical teams. Required Qualifications: Own schematic design and component selection for digital avionics boards, from concept through flight qualification. Design high-speed SERDES interfaces (PCIe, JESD, gigabit links) and DDR4/DDR5 memory interfaces with proper timing closure. Develop clocking architectures including PLL configuration, jitter management, and clock distribution networks. Perform power budgeting and system-level power allocation across board subsystems. Apply radiation-tolerant design techniques including SEU/SEE mitigation, TID considerations, and appropriate component derating. Collaborate with FPGA engineers on support circuitry design, pinout planning, and power/layout requirements. Drive board bring-up activities including configuration, interface verification, and structured debugging. Participate in design reviews and cross-functional integration with RF, power, thermal, and mechanical teams. Preferred Qualifications: Experience with satellite or spacecraft avionics design and qualification (EM/QM/FM build cycles). Background in non-volatile memory technologies (Flash, MRAM, FRAM) and in-system programmability. Exposure to power supply design and power integrity analysis for digital boards. Experience with design for radiation reliability and single-event effects mitigation at the board level. Familiarity with signal integrity simulation tools (HyperLynx SI/PI, Ansys, ADS). Tools & Technologies: Altium Designer (schematic capture and layout review) HyperLynx SI, SI/PI, and Full-Wave (signal and power integrity) SPICE-based circuit simulation FPGA vendor toolchains (for interface bring-up and debug) Additional Requirements This is a fast-paced, high-impact environment - flexibility to occasionally work extended hours or weekends during critical periods is expected. This is a full time, exempt position, based out of our Saratoga office. The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed. E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role. Why E-Space is right for you: As a member of our team, you will play a crucial role in driving our success. Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals. In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry. We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space: • An opportunity to really make a difference • Sustainability at our core • Fair and honest workplace • Innovative thinking is encouraged • Competitive salaries • Continuous learning and development • Health and wellness care options • Financial solutions for the future • Optional legal services (US only) • Paid holidays • Paid time off

Requirements

Must-haves

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!
Own schematic design and component selection for digital avionics boards, from concept through flight qualification.
Design high-speed SERDES interfaces (PCIe, JESD, gigabit links) and DDR4/DDR5 memory interfaces with proper timing closure.
Develop clocking architectures including PLL configuration, jitter management, and clock distribution networks.
Perform power budgeting and system-level power allocation across board subsystems.
Apply radiation-tolerant design techniques including SEU/SEE mitigation, TID considerations, and appropriate component derating.
Collaborate with FPGA engineers on support circuitry design, pinout planning, and power/layout requirements.
Drive board bring-up activities including configuration, interface verification, and structured debugging.
Participate in design reviews and cross-functional integration with RF, power, thermal, and mechanical teams.
Own schematic design and component selection for digital avionics boards, from concept through flight qualification.
Design high-speed SERDES interfaces (PCIe, JESD, gigabit links) and DDR4/DDR5 memory interfaces with proper timing closure.
Develop clocking architectures including PLL configuration, jitter management, and clock distribution networks.
Perform power budgeting and system-level power allocation across board subsystems.
Apply radiation-tolerant design techniques including SEU/SEE mitigation, TID considerations, and appropriate component derating.
Collaborate with FPGA engineers on support circuitry design, pinout planning, and power/layout requirements.
Drive board bring-up activities including configuration, interface verification, and structured debugging.
Participate in design reviews and cross-functional integration with RF, power, thermal, and mechanical teams.
Altium Designer (schematic capture and layout review)
HyperLynx SI, SI/PI, and Full-Wave (signal and power integrity)

Nice-to-haves

Experience with satellite or spacecraft avionics design and qualification (EM/QM/FM build cycles).
Background in non-volatile memory technologies (Flash, MRAM, FRAM) and in-system programmability.
Exposure to power supply design and power integrity analysis for digital boards.
Experience with design for radiation reliability and single-event effects mitigation at the board level.
Familiarity with signal integrity simulation tools (HyperLynx SI/PI, Ansys, ADS).

Application prep

Use the role’s language and application details while tailoring your materials.

Platform: lever
Effort: quick

Benefits

Benefits detected in the listing.

Paid Time Off

Wellness