Job description

The Silicon Co-Design Group is hiring a Voltage Noise Co-Design Lead to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, platform, and software— translating product noise targets into shipped specifications and feeding silicon findings back into the next generation s build. Success in this role requires strong systems thinking and a willingness to accept ambiguity. It also requires the ability to apply AI as a force multiplier while maintaining rigorous engineering judgment. What you ll be doing: Architect voltage-noise mitigation across the full stack — silicon, package, board, platform, software — and own the co-design trade-offs between them. Co-design noise features with Speed, Power, Reliability, Circuit Design, Power-Architecture, ASIC, and platform teams. You re the connective tissue across the codesign web. Work with other team members to define product-level voltage noise targets, drive them to closure, and sign them off at shipment. Build and take ownership of the Sim-to-Si correlation methodology for noise. You know when a model is lying and when silicon is. Model and prototype next-gen noise features — transient sense, droop response, mitigation IP, and codify them so every future program inherits them. Lead show-stopper noise bugs during bringup. The critical issues stop with you. Drive architecture-level codesign tradeoffs across V/F Power Noise Reliability Thermal (Noise-Variation) and (Noise-to-Closure) boundary work, where the highest-leverage innovation lives. What we need to see: BS / MS / PhD in EE, CE, or related (or equivalent experience). 5 years in silicon power integrity, voltage noise, or PDN. Deep expertise in at least one of: di/dt analysis and mitigation, voltage droop, PDN design (die package board), transient noise, decap budgeting, voltage regulator response. Hands-on silicon experience: bringup, characterization, correlation. You re comfortable on a bench with scopes, probes, DAQ — and in front of a simulator. Strong Sim-to-Si correlation instincts — the field of figuring out which side of the equals sign is wrong. System-level objectivity. You re willing to make the call that s right for the product even when no single component team agrees with you. Multi-functional collaboration in a matrixed environment. You can drive a decision through five collaborators without burning bridges, and you write it down when you re done. Spec rigor. We live in spec lock, sign-off, and OPP closure — the work isn t done until it s documented and shipped. Ways to stand out from the crowd: Patents or publications in power integrity, voltage noise, PDN, or di/dt mitigation. Hands-on with groundbreaking GPU, CPU, or AI accelerator silicon — Hopper / Blackwell / Rubin-class or hyperscaler equivalents. ML/AI applied to noise modeling, transient prediction, droop response, or feature optimization. We re rebuilding our toolchain around AI, and noise is squarely in scope. Multi-rail, multi-domain PDN ownership at SoC level — die package board co-optimization in production. Track record of codifying methodology into reusable workflows or tooling. Our team is at the forefront of silicon innovation, advancing groundbreaking technologies. We offer a dynamic work environment where your contributions will directly impact the company s success. Join us to advance your career in a role where you can truly make a difference. With competitive salaries and a generous benefits package, we are widely considered one of the technology industry’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us, and due to unprecedented growth, our exclusive engineering teams are rapidly growing. If you re a creative and autonomous engineer with a real passion for technology, we want to hear from you! #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until October 27, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Requirements

Must-haves

Architect voltage-noise mitigation across the full stack — silicon, package, board, platform, software — and own the co-design trade-offs between them.
Co-design noise features with Speed, Power, Reliability, Circuit Design, Power-Architecture, ASIC, and platform teams. You re the connective tissue across the codesign web.
Work with other team members to define product-level voltage noise targets, drive them to closure, and sign them off at shipment.
Build and take ownership of the Sim-to-Si correlation methodology for noise. You know when a model is lying and when silicon is.
Model and prototype next-gen noise features — transient sense, droop response, mitigation IP, and codify them so every future program inherits them.
Lead show-stopper noise bugs during bringup. The critical issues stop with you.
Drive architecture-level codesign tradeoffs across V/F Power Noise Reliability Thermal (Noise-Variation) and (Noise-to-Closure) boundary work, where the highest-leverage innovation lives.
BS / MS / PhD in EE, CE, or related (or equivalent experience).
5 years in silicon power integrity, voltage noise, or PDN.
Deep expertise in at least one of: di/dt analysis and mitigation, voltage droop, PDN design (die package board), transient noise, decap budgeting, voltage regulator response.
Hands-on silicon experience: bringup, characterization, correlation. You re comfortable on a bench with scopes, probes, DAQ — and in front of a simulator.
Strong Sim-to-Si correlation instincts — the field of figuring out which side of the equals sign is wrong.
System-level objectivity. You re willing to make the call that s right for the product even when no single component team agrees with you.
Multi-functional collaboration in a matrixed environment. You can drive a decision through five collaborators without burning bridges, and you write it down when you re done.
Spec rigor. We live in spec lock, sign-off, and OPP closure — the work isn t done until it s documented and shipped.
Patents or publications in power integrity, voltage noise, PDN, or di/dt mitigation.
Hands-on with groundbreaking GPU, CPU, or AI accelerator silicon — Hopper / Blackwell / Rubin-class or hyperscaler equivalents.
ML/AI applied to noise modeling, transient prediction, droop response, or feature optimization. We re rebuilding our toolchain around AI, and noise is squarely in scope.
Multi-rail, multi-domain PDN ownership at SoC level — die package board co-optimization in production.
Track record of codifying methodology into reusable workflows or tooling.
You will also be eligible for equity and benefits .
Applications for this job will be accepted at least until October 27, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.

Nice-to-haves

None flagged.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

aiml

Platform: workday
Effort: long