Job description

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits. At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are. Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people s lives; making the world a better place, one processor at a time. Are you ready? To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages. Job Description: About the Role SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and execution for a scalable cache-coherent interconnect subsystem used in high-performance CPU and SoC platforms. This is a principal tech-lead role for an engineer who can define architecture-aware verification strategy, identify risk early, solve complex subsystem-level problems, and raise verification quality across the broader interconnect verification effort. In this role, you will work across architecture, RTL, formal, performance, and design verification teams to verify coherent data movement, protocol correctness, ordering, flow control, buffering behavior, arbitration, quality-of-service behavior, and subsystem integration across multiple interfaces and bridge paths. Responsibilities Lead verification planning and execution for a cache-coherent interconnect subsystem from block level through subsystem integration and signoff. Define verification strategy, test plans, closure criteria, assertions, checkers, scoreboards, stimulus approaches, and coverage models for coherent traffic, ordering rules, backpressure, flow control, buffering behavior, arbitration, QoS, and error handling. Drive verification across interface boundaries, bridges, protocol adaptation layers, and related subsystem data-movement paths. Develop high-value directed and constrained-random scenarios that expose corner cases in coherency, concurrency, credits, ordering, fairness, and performance-sensitive traffic behavior. Partner closely with architecture, RTL, and formal teams to review specifications, close ambiguity early, and improve design debugability and verification completeness before issues harden late in the cycle. Drive efficient root-cause analysis across specification, RTL, assertions, test content, and verification infrastructure, and push issues to durable closure. Apply the right verification method for the problem, including simulation, formal techniques, emulation, and performance-oriented verification where appropriate. Influence methodology and infrastructure across the broader horizontal interconnect verification effort, not just the block directly assigned to you. Mentor engineers and raise the technical bar through reviews, debug leadership, stronger verification practices, and reusable infrastructure. Minimum Qualifications BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field. 12 years of relevant experience in CPU, subsystem, SoC, or ASIC functional verification, with depth appropriate for a Principal / T6 role. Strong hands-on experience with SystemVerilog-based verification and reusable verification infrastructure for complex hardware subsystems. Strong understanding of cache-coherent systems, on-chip interconnects, CPU memory-subsystem behavior, and verification of ordering, snooping, and flow-control semantics. Deep experience creating verification plans, assertions, checkers, scoreboards, coverage models, and debug workflows for complex subsystem-level designs. Strong debug skills and the ability to translate architectural intent into effective verification strategy and execution. Strong software, scripting, and automation skills in Python or similar languages for scalable DV infrastructure and workflows. Strong technical communication and the ability to work effectively across architecture, RTL, formal, performance, and verification teams. Preferred Qualifications Direct experience verifying coherent interconnect, cache, or memory-subsystem IP in high-performance CPU or SoC environments. Experience with large subsystem integration challenges involving coherent traffic, ordering, arbitration, QoS, error handling, and bridge-heavy designs. Experience with memory consistency, weak ordering, and multicore coherency verification challenges. Experience with formal verification, emulation, or performance-oriented verification for complex subsystem signoff problems. Demonstrated technical leadership through mentoring engineers, influencing methodology, and driving cross-team execution on difficult verification efforts. What Success Looks Like Verification plans capture the real architectural and subsystem-level risks early and completely. Difficult coherent interconnect bugs are found early, debugged efficiently, and closed with durable fixes. Verification quality, methodology, and reusable infrastructure improve across the broader interconnect DV organization because of your contributions. Architecture, design, and DV teams rely on this engineer as a technical leader for complex coherent interconnect verification challenges in high-performance CPU development. Pay & Benefits Consistent with SiFive values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location. Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience. For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location. The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee. Base Pay Range $231,444.00-$282,876.00 In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity. In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more! Additional Information: This position requires a successful background and reference checks and satisfactory proof of your right to work in United States of America Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals. SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations. California residents: please see our job candidate notice for more information on how we handle your personal information and your privacy rights: Privacy Policy Document .

Requirements

Must-haves

Responsibilities Lead verification planning and execution for a cache-coherent interconnect subsystem from block level through subsystem integration and signoff.
Drive verification across interface boundaries, bridges, protocol adaptation layers, and related subsystem data-movement paths.
Develop high-value directed and constrained-random scenarios that expose corner cases in coherency, concurrency, credits, ordering, fairness, and performance-sensitive traffic behavior.
Partner closely with architecture, RTL, and formal teams to review specifications, close ambiguity early, and improve design debugability and verification completeness before issues harden late in the cycle.
Drive efficient root-cause analysis across specification, RTL, assertions, test content, and verification infrastructure, and push issues to durable closure.
Apply the right verification method for the problem, including simulation, formal techniques, emulation, and performance-oriented verification where appropriate.
Influence methodology and infrastructure across the broader horizontal interconnect verification effort, not just the block directly assigned to you.
Mentor engineers and raise the technical bar through reviews, debug leadership, stronger verification practices, and reusable infrastructure.
Minimum Qualifications BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
12 years of relevant experience in CPU, subsystem, SoC, or ASIC functional verification, with depth appropriate for a Principal / T6 role.
Strong hands-on experience with SystemVerilog-based verification and reusable verification infrastructure for complex hardware subsystems.
Strong understanding of cache-coherent systems, on-chip interconnects, CPU memory-subsystem behavior, and verification of ordering, snooping, and flow-control semantics.
Deep experience creating verification plans, assertions, checkers, scoreboards, coverage models, and debug workflows for complex subsystem-level designs.
Strong debug skills and the ability to translate architectural intent into effective verification strategy and execution.
Strong software, scripting, and automation skills in Python or similar languages for scalable DV infrastructure and workflows.
Strong technical communication and the ability to work effectively across architecture, RTL, formal, performance, and verification teams.
Experience with large subsystem integration challenges involving coherent traffic, ordering, arbitration, QoS, error handling, and bridge-heavy designs.
Experience with memory consistency, weak ordering, and multicore coherency verification challenges.
Experience with formal verification, emulation, or performance-oriented verification for complex subsystem signoff problems.
Demonstrated technical leadership through mentoring engineers, influencing methodology, and driving cross-team execution on difficult verification efforts.
What Success Looks Like Verification plans capture the real architectural and subsystem-level risks early and completely.
Difficult coherent interconnect bugs are found early, debugged efficiently, and closed with durable fixes.
Verification quality, methodology, and reusable infrastructure improve across the broader interconnect DV organization because of your contributions.

Nice-to-haves

Preferred Qualifications Direct experience verifying coherent interconnect, cache, or memory-subsystem IP in high-performance CPU or SoC environments.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

machine learningpython

Platform: workday
Effort: long

Benefits

Benefits detected in the listing.

Paid Time Off