Job description

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Marvell's Broadband Analog group designs physical layer ICs for high-speed optical fiber data communication, such as electrical-cable analog equalizers, transimpedance amplifiers (TIAs), and drivers for silicon photonics (SiPho), VCSELs, electro-absorption modulators (EAMs), and Mach-Zehnder modulators (MZMs). This group is the market leader in delivering TIAs and Drivers for Data Center and Telecom markets. We address the bandwidth, capacity and power issues faced by cloud computing and mega data center networks. Our world class group leverages our core competencies in advanced circuit design to solve the world’s ever-increasing desire to transmit more data for less power with fewer errors. We are continually first to market in Data Center, Metro and Long-Haul applications. As a member of the design group, the candidate will be responsible for design and validation of FinFET CMOS and BiCMOS circuits for high-speed broadband ICs that serve these applications. What You Can Expect Marvell is seeking an Analog/Mixed-Signal Design Engineer to contribute to the development of multi-tens of GHz optical and electrical receiver and transmitter chips . In this role you will be responsible for: Active-circuit design in both CMOS and BiCMOS technologies . Design of high-performance broadband analog and mixed-signal circuits for electrical and optical receiver and transmitter front ends. Design of various other analog circuits including linear regulators, AGC loops, current/voltage sensors, bandgaps etc. Work with other functional groups to facilitate post-silicon validation, qualification, transition to mass production, and customer support. What We re Looking For BSc degree in Electrical Engineering with 10 years of industry experience or MSc/PhD degree in Electrical Engineering with 7 years of industry experience. Hands-on experience in designing analog and mixed-signal circuits including CTLEs, TIAs, ADCs, DACs, PLLs, Filters, Bandgap bias circuits, regulators, and other analog circuits in either FinFET CMOS or SiGe BiCMOS technologies. Proven experience in high-performance receiver design including both chip tapeout and lab evaluation. Solid experience in. Using EDA CAD tools Performing analog custom layout Experience in measuring IC performance and debug of design to correlate simulations to measurements. Deep understanding of fundamentals, including: Detailed transistor level design. Device physics. Control/feedback loop stability analysis. Direct project experience in at least one of the following areas is a plus: Automatic gain-control loops. High precision analog circuits including linear regulators, current sensors, bandgaps and DAC/ADC. Continuous-time linear equalizers. Experience in package-system integration issues is desired. A team-player. Strong communication, presentation and documentation skills. Expected Base Pay Range (USD) 176,500 - 261,180, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success. Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps marvell.com . Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TD1

Requirements

Requirements not extracted — see the original description below.

Application prep

Use the role’s language and application details while tailoring your materials.

Keywords to mirror

Platform: workday
Effort: long