Job description

Primary Duties & Responsibilities • Device Design & Simulation • Design and model backside-emitting VCSEL structures optimized for 1060 nm emission. • Develop and simulate photonic crystal cavity structures to enhance light–graphene interaction. • Optimize device parameters for >100 GHz 3 dB bandwidth, 3 dB extinction ratio. • Graphene Integration • Collaborate with Graphenea on graphene deposition and doping strategies. • Evaluate doping approaches (boron and molecular adsorbate) for Fermi level tuning and resistance control. • Define gate oxide materials and thicknesses to minimize RC time constants in device performance. • Fabrication Coordination • Work with Coherent’s Sherman facility to coordinate deposition, patterning, and etching processes. • Oversee e-beam lithography (EBL) and reactive ion etching (RIE) for photonic crystal patterning. • Integrate ITO contacts and graphene layers for electrical backgating. • Testing & Characterization • Perform electrical efficiency and high-speed modulation testing of graphene-based VCSELs. • Conduct optical reflection and modulation experiments using spectrometers, beamsplitters, and photodiodes. • Collaborate with Coherent teams in Fremont and Stanford University for advanced characterization. • Collaboration & Documentation • Work cross-functionally with materials scientists, process engineers, and external partners. • Maintain detailed experiment logs, test reports, and contribute to patent filings and publications. Education & Experience • M.S. or Ph.D. in Electrical Engineering, Applied Physics, Materials Science, or related field. • 3+ years of experience in VCSEL, photonics, or optoelectronic device R&D. • Hands-on experience with nanofabrication (EBL, RIE, PVD/ALD/CVD). • Proficiency with optical and electrical modeling tools (Lumerical, COMSOL, or equivalent). • Experience with high-speed (GHz+) optoelectronic testing. • Experience working with 2D materials (e.g., graphene) in optoelectronic applications. Skills • Knowledge of graphene doping and gate-tunable devices. • Experience in cross-site collaboration and vendor management (international). • Familiarity with backside-emitting VCSEL architectures and photonic crystal design. • Strong interpersonal, teaming, and problem-solving skills. • Work effectively with other members of Coherent Corp. xxxxx. Working Conditions • Onsite or hybrid work • Regular collaboration with engineers and scientist in a fast-paced R&D setting, with both independent and team-based tasks Physical Requirements • Ability to perform fine manual tasks under a microscope and handle delicate semiconductor components with precision. • Capability to stand or sit for extended periods while working in a lab or cleanroom environment. Safety Requirements All employees are required to follow the site EHS procedures and Coherent Corp. Corporate EHS standards. Quality and Environmental Responsibilities Depending on location, this position may be responsible for the execution and maintenance of the ISO 9000, 9001, 14001 and/or other applicable standards that may apply to the relevant roles and responsibilities within the Quality Management System and Environmental Management System. Culture Commitment Ensure adherence to company’s values (ICARE) in all aspects of your position at Coherent Corp.: I ntegrity – Create an Environment of Trust C ollaboration – Innovate Through the Sharing of Ideas A ccountability – Own the Process and the Outcome R espect – Recognize the Value in Everyone E nthusiasm – Find a Sense of Purpose in Work Coherent Corp. is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law. If you need assistance or an accommodation due to a disability, you may contact us at talentacquisition@coherent.com . Coherent is seeking a Photonics Engineer to support the development of a next-generation graphene-enhanced VCSEL for 400G optical data communication. This engineer will work on the design, fabrication, and testing of a novel backside-emitting VCSEL integrating a tunable graphene layer. The position requires hands-on experience with optoelectronic device design, nanofabrication, and high-speed characterization.

Requirements

Must-haves

Primary Duties & Responsibilities
Device Design & Simulation
Design and model backside-emitting VCSEL structures optimized for 1060 nm emission.
Develop and simulate photonic crystal cavity structures to enhance light–graphene interaction.
Optimize device parameters for >100 GHz 3 dB bandwidth, 3 dB extinction ratio.
Graphene Integration
Collaborate with Graphenea on graphene deposition and doping strategies.
Evaluate doping approaches (boron and molecular adsorbate) for Fermi level tuning and resistance control.
Define gate oxide materials and thicknesses to minimize RC time constants in device performance.
Fabrication Coordination
Work with Coherent’s Sherman facility to coordinate deposition, patterning, and etching processes.
Oversee e-beam lithography (EBL) and reactive ion etching (RIE) for photonic crystal patterning.
Integrate ITO contacts and graphene layers for electrical backgating.
Testing & Characterization
Perform electrical efficiency and high-speed modulation testing of graphene-based VCSELs.
Conduct optical reflection and modulation experiments using spectrometers, beamsplitters, and photodiodes.
Collaborate with Coherent teams in Fremont and Stanford University for advanced characterization.
Collaboration & Documentation
Work cross-functionally with materials scientists, process engineers, and external partners.
Maintain detailed experiment logs, test reports, and contribute to patent filings and publications.
Education & Experience
M.S. or Ph.D. in Electrical Engineering, Applied Physics, Materials Science, or related field.
3+ years of experience in VCSEL, photonics, or optoelectronic device R&D.
Hands-on experience with nanofabrication (EBL, RIE, PVD/ALD/CVD).

Nice-to-haves

None flagged.

Application prep

Use the role’s language and application details while tailoring your materials.

Platform: oracle-cloud
Effort: medium

Benefits

Benefits detected in the listing.

Pto